

Notice of References Cited	Application/Control No. 10/084,435	Applicant(s)/Patent Under Reexamination KATOH ET AL.	
	Examiner Phallaka Kik	Art Unit 2825	Page 1 of 2

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-5,898,742 ✓	04-1999	Van Der Werf, Albert	375/354
	B	US-6,209,122 ✓	03-2001	Jyu et al.	716/6
	C	US-5,880,967 ✓	03-1999	Jyu et al.	716/6
	D	US-6,272,668 ✓	08-2001	Teene, Andres R.	716/10
	E	US-6,035,106 ✓	03-2000	Carruthers et al.	703/1
	F	US-5,872,716 ✓	02-1999	Yano et al.	716/1
	G	US-6,009,248 ✓	12-1999	Sato et al.	716/2
	H	US-5,774,367 ✓	06-1998	Reyes et al.	716/2
	I	US-6,167,554 ✓	12-2000	Ishikawa et al.	716/1
	J	US-5,983,007 ✓	11-1999	Agrawal, Vishwani Deo	716/6
	K	US-6,038,381 ✓	03-2000	Munch et al.	716/1
	L	US-5,654,898 ✓	08-1997	Roetcisoender et al.	716/9
	M	US-6,209,123 ✓	03-2001	Maziasz et al.	716/14

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N	JP 09205148 A ✓	08-1997	Japan	WAKABAYASHI et al.	H01L 21/82
	O	JP 09319775 A ✓	12-1997	Japan	YAMADA, SUKETAKA	G06F 17/50
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)			
	U	Uebel et al., "A timing model for VLSI CMOS circuits verification and optimization", 1994 IEEE International Symposium on Circuits and Systems, Vol. 1, 30 May 1994, pp. 439-442.			
	V	Daga et al., "Delay modelling improvement for low voltage applications", Proceedings of European Design Automation Conference, 18 September 1995, pp. 216-221.			
	W	Rofail et al., "Delay time sensitivity analysis of multi-generation BiCMOS digital circuits", IEE Proceedings of Circuits, Devices and Systems, Vol. 144, No. 2, April 1997, pp. 60-67.			
	X	NA84035023, "Logic Signal Delay Circuit", IBM Technical Disclosure Bulletin, Vol. 26, No. 10A, March 1984, pp. 5023-5025 (6 pages).			

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Notic of References Cited	Application/Control No. 10/084,435	Applicant(s)/Patent Under Reexamination KATOH ET AL.	
	Examiner Phallaka Kik	Art Unit 2825	Page 2 of 2

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,006,024 ✓	12-1999	Guruswamy et al.	716/12
	B	US-5,984,510 ✓	11-1999	Guruswamy et al.	716/2
	C	US-5,822,214 ✓	10-1998	Rostoker et al.	716/10
	D	US-4,839,820 ✓	06-1989	Kinoshita et al.	716/12
	E	US-4,656,592 ✓	04-1987	Spaenenburg et al.	716/7
	F	US-5,831,864 ✓	11-1998	Raghunathan et al.	716/2
	G	US-5,636,130 ✓	06-1997	Salem et al.	716/6
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	NB9001420, "Buffer Circuit With Delayed Rising or Falling Transition for Pulsewidth Skew Control", IBM Technical Disclosur Bulletin, Vol. 32, No. 8B, January 1990, pp. 420-421 (3 pages).
	V	NN87044929, "High Noise Immunity CMOS Driver", IBM Technical Disclosure Bulletin, Vol. 29, No. 11, April 1987, pp. 4929-4930 (3 pages).
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.